

# Radiation-hard nanotechnology for space Systems-on-Chip



Agustín Fernández León  
ESA / ESTEC / Microelectronics Section



- European Space Agency overview
- Deep Sub-Micron Microchips: the brains of our satellites.
- Types of microchips: ASIC, FPGA, processors
- Smaller technology for bigger data
- Where are they used? How many? Costs?
- How are space microchips made?
- What can go wrong in space?
- Mitigating radiation effects
- ESA activity to have more and better space microchips
- One example: Space Multi-project Wafer Programme (180nm ASICs)
- Analogue and Mixed-signal microchips
- Silicon foundries and space DSM (180,65,28nm) libraries used for DSM SoCs
- Challenges ahead for space deep-submicron SoCs

- Over 50 years of experience
- 22 Member States
- Eight sites/facilities in Europe, about 2200 staff
- 5.2 billion Euro budget (2016)
- Over 80 satellites designed, tested and operated in flight





“To provide for and promote, for exclusively peaceful purposes, cooperation among European states in **space research and technology** and their **space applications.**”

Article 2 of ESA Convention






# Member States




**ESA has 22 Member States:**  
**20 states of the EU (AT, BE, CZ, DE, DK, EE, ES, FI, FR, IT, GR, HU, IE, LU, NL, PT, PL, RO, SE, UK) plus Norway and Switzerland.**

Seven other EU states have Cooperation Agreements with ESA: Bulgaria, Cyprus, Latvia, Lithuania, Malta, Slovakia and Slovenia. Discussions are ongoing with Croatia.

Canada takes part in some programmes under a long-standing Cooperation Agreement.



# ESA's locations



- ESA sites
- Offices
- ESA Ground Station
- ESA Ground Station + Offices
- ESA sites + ESA Ground Station

European Space Agency



**SCIENCE**





## First rendezvous, orbit and soft-landing on a comet.

On 6 August 2014, ESA's **Rosetta** became the first spacecraft to rendezvous with a comet 67P and, on 12 November, its Philae probe made the first soft-landing on a comet and returned data from the surface. The comet was **305 million km** from Earth, racing at **112464 km/h**. Rosetta's journey covered **6,4 billion km** and lasted **10 yrs.**



**> 150 high complexity microchips used**





# NAVIGATION





# HUMAN SPACEFLIGHT





# TELECOMMUNICATIONS & INTEGRATED APPLICATIONS





# EARTH OBSERVATION






# TECHNOLOGY



1. ESA is one of the few space agencies in the world to combine responsibility in nearly all areas of space activity.



**space science**



**human spaceflight**



**exploration**



**earth observation**



**launchers**



**navigation**

\* Space science is a Mandatory programme, all Member States contribute to it according to GNP. All other programmes are Optional, funded 'a la carte' by Participating States.



**operations**
























**technology**



**telecommunications**

# Missions


<p><b>athena</b> Launch: 2028 Probing the hot and energetic Universe</p> 	<p><b>plato</b> Launch: 2024 Hunting planets beyond our Solar System</p> 	<p><b>juice</b> Launch: 2022 Europe's first mission to the Jupiter system</p> 	<p><b>metop-sg series</b> Launch: 2021 MetOp Second Generation</p> 
<p><b>euclid</b> Launch: 2020 Charting dark matter and dark energy's effects on the Universe</p> 	<p><b>biomass</b> Launch: 2020 Measuring forest biomass</p> 	<p><b>earthcare</b> Launch: 2018 Studying the roles of clouds and aerosols in our climate</p> 	<p><b>james webb space telescope</b> Launch: 2018 Contributing two instruments to the next great space observatory</p> 
<p><b>solar orbiter</b> Launch: 2018 Europe's closest mission to the Sun</p> 	<p><b>mtg series</b> Launch: 2018 Meteosat Third Generation</p> 	<p><b>european robotic arm</b> Launch: 2017 Robotic arm serving Russian segment of ISS</p> 	<p><b>cheops</b> Launch: 2017 Studying planets around other stars</p> 
<p><b>adm-aeolus</b> Launch: 2016 Mapping Earth's global wind fields</p> 	<p><b>bepicolombo</b> Launch: 2016 Europe's first mission to Mercury</p> 	<p><b>exomars</b> Launch: 2016, 2018 Mars orbiter and lander, followed by rover</p> 	<p><b>lisa pathfinder</b> Launch: 2015 Technology demonstration for gravitational wave detection</p> 
<p><b>smallgeo</b> Launch: 2015 New small platform for geostationary telecommunications</p> 	<p><b>edrs</b> First launch: 2015 Geostationary satellites for relaying satellite data</p> 	<p><b>ixv</b> Launch: 2015 Intermediate eXperimental Vehicle</p> 	<p><b>alphasat</b> Launch: 2013 Innovative satellite telecommunications platform</p> 
<p><b>gaia</b> Launch: 2013 Mission to map a billion local stars in 3D</p> 	<p><b>swarm</b> Launch: 2013 Trio of satellites mapping Earth's magnetic field</p> 	<p><b>sentinel family</b> First launch: 2014 A portfolio of operational Earth observation missions</p> 	<p><b>vega</b> First launch: 2012 Europe's small satellite launcher</p> 

# How do our satellites handle all this data?




## DATA from space:

- Scientific / Space observation
- Environment signals



## DATA inside the satellite:

- Satellite positioning control & autonomy
- Processing scientific / telecom / navigation and house-keeping data before sending it to Earth



## DATA from Earth:

- Satellite control
- Telecom / Navigation information
- Scientific / Earth Observation



## DATA to Earth:

- satellite control from Earth
- Scientific information
- Telecom / Navigation signals



## DATA from space:

- Observation signals
- Environment signals

# Microchips: the brains "processing" the DATA




## DATA inside the satellite:

- Satellite positioning control & autonomy
- Processing scientific / telecom/navigation data before sending it to Earth

## DATA from Earth:


- Satellite control
- Telecom / Navigation information
- Scientific / Earth Observation



# What do space Microchips do with the DATA?






- **Receive**
- **Select**
- **Compare**
- **Calculate**
- **Decide**
- **Compress**
- **Authenticate**
- **Monitor**
- **Wait**
- **Store**
- **Send**
- **Activate**
- **Stop**
- **...**



# what is a "deep submicron" microchip?

integrated circuit smallest "feature size" (i.e. "**transistor gate length**") measures far less than  $1\mu\text{m}$ , that is **180nm, 65nm, 28nm, or smaller size** .....



Metal-Oxide Field-Effect Transistor (MOSFET)



## ASIC

Application Specific Integrated Circuits

- Reused locally by developing companies
- some available to the open market (ASSPs\*)

**FIXED SPECIALISED FUNCTIONS** (some embed microprocessor cores) / **best performances / Digital, Analogue and Mixed-signal**

## FPGA

Field Programmable Gate Arrays

- Generic use
- Off-the-shelf products for the open market

**ONE-TIME, LIMITED or UNLIMITED REPROGRAMMABLE to decide FUNCTIONS / easier/cheaper to change**


## Microprocessors

**Use SOFTWARE stored in external memories to implement FUNCTIONS**


\* ASSP = Application Specific Standard Product

## ASIC

Application Specific Integrated Circuits




VT65 (ST, 65nm) 2015



AGGA4 (Atmel, 180nm) 2015




DPC (IMEC, 180nm) 2015




CWICOM  
(Atmel, 180nm) 2012

## FPGA


Field Programmable Gate Arrays



BRAVE-medium (ST, 65nm) 2016




ATF280F (Atmel, 180nm) 2009



AT40K (Atmel, 350nm) 2004

## Microprocessors



NGMP/GR740 (ST, 65nm) 2015



SCOC3 (Atmel, 180nm) 2008




AT697 LEON2FT (Atmel, 180nm)  
2005

European Space Agency

**Smaller** means **faster, less power, lighter equipment**, but also **more expensive and complex to develop**

## Commercial Technology



**Space** microchip  
State-Of-The-Art  
today, **2016!!**

European Space Agency




# Digital Telecom processors improve with DSM Microchips



**Smaller, faster, more functions,  
more channels, less power hungry**







Bandwidth per port improvement  
**X 4 times**



Courtesy: Airbus Defense Space (UK)  
Courtesy: Thales Alenia Space (France)

European Space Agency


# Microprocessors: better performance thanks to DSM technology



1250 nm



# Components for Satellite Data-Handling - Processor



## TSC695

500nm RTP CMOS  
TID 300krad  
SEL 80 MeVcm<sup>2</sup>/mg

PROCESSOR SPARCv7  
SPEED 25MHz  
PROCESSING 20MIPS  
PROM/SRAM I/F

FPU  
GPT  
RTCT  
UART 2x  
RAM I/F



## AT697

180nm ATC18RHA  
CMOS  
TID 300krad  
SEL >60 MeVcm<sup>2</sup>/mg

PROESSOR SPARCv8/LEON2  
SPEED 100MHz  
MIPS 86MIPS  
I-CACHE 32kbyte  
D-CACHE 16kbyte  
PROM/SRAM/SDRAM I/F


PCI  
GPIO  
UART 2x  
TMR

## NGMP

ST 65nm CMOS  
TID 300krad  
SEL >60 MeVcm<sup>2</sup>/mg

PROCESSOR LEON4 4x  
SPEED 250MHz  
PROCESSING 900MIPS  
Cache L1  
Cache L2  
SDRAM/PROM I/F

PCI  
ETH  
SpW 8x  
CAN 2x  
1553  
SPI  
GPIO  
TMR



# Components for Satellite Data-Handling - Microcontroller




## 80C32

800nm RT CMOS  
TID 30krad  
SEL 80 MeVcm<sup>2</sup>/mg

PROCESSOR 8 bit  
SPEED 30MHz  
RAM 256byte  
OSC

UART  
RAM I/F  
TMR



## DPC

DARE 180nm CMOS  
TID 100krad  
SEL 60 MeVcm<sup>2</sup>/mg

PROCESSOR 16 bit  
SPEED 40MHz  
RAM 42kbyte  
PROM I/F

ADC 12b 1MSps 4x  
DAC 12b 3MSps 3x  
PWM 6x  
1553  
CAN 2x  
UART 3x

## MESA


DARE 180nm CMOS  
TID 100krad  
SEL 60 MeVcm<sup>2</sup>/mg

PROCESSOR 32bit LEON2  
INSTR SET 16/32 bit  
SPEED 50MHz  
RAM


ADC 10b 100kSps  
DAC 10b 100kSps  
OSC

1553  
CAN  
SpW  
SPI 2x  
I2C  
ADC/ I/F  
DAC I/F

PWM  
TMR  
GPIO  
RAM I/F



# Components for Satellite Data-Handling - DSP



## TSC21020

600nm RTP CMOS  
TID 100krad  
SEL 80 MeVcm<sup>2</sup>/mg

PROCESSOR 32/40 bit VLIW    PROM I/F  
SPEED 20MHz                    RAM I/F  
PROCESSING 40MOps

1024pt FFT 975us  
MAC (float)) 50ns

## SSDP

DARE 180nm CMOS  
TID 1000krad  
SEL 60 MeVcm<sup>2</sup>/mg


PROCEESOR1 LEON2  
SPEED 100MHz

PROCEESOR2 VLIW  
SPEED 100MHz  
PROCESSING 1000MOsp  
1024pt FFT 24us  
MAC (32bit) 2.5ns

PROM I/F  
RAM I/F

ADC 12b 1MSps  
ADC 10b 100MSps

CAN 2x  
SpW 4x  
SPI 2x  
PWM  
GPIO  
UART  
ADC/DAC-IF






# FPGAs: better performance and functional capacity thanks to DSM technology



**Note:** RTG4, ATFS450 and BRAVE dates are for Engineering Samples



European Space Agency




# BRAVE: the new European reprogrammable space FPGA



## NG-FPGA-MEDIUM Characteristics

- Power supply
- Core: 1,2V ±10%
- IOS: 1.5V ±10% or 1.8V ±10% or 2.5V ±10% or 3.3V ±10%
- Performance
- 250MHz Logic
- 333MHz DSP
- 800Mbps I/O
- Temperature
- -55°C to +125°C
- ESD
- HBM > 2000V for all IOB, Control IO and power supplies

Device	NG-MEDIUM
<b>Capacity</b>	
Equivalent System Gates	4 400 000
ASIC Gates	550 000
<b>Modules</b>	
Register	32 256
LUT-4	34 272
Carry	8 064
<b>Embedded RAM</b>	
Core RAM Blocks (48K-bits)	56
Core RAM Bits (K = 1024)	2688 K
Core Register File (64 x 16-bits)	168
Core Register File Bits	168 K
<b>Embedded DSP</b>	112
<b>Clocks</b>	32
<b>Embedded Serial Link</b>	
SpaceWire 400Mbps	1
<b>I/Os</b>	
I/O Banks	13
User I/Os	
LGA-625	390
MQFP-352	208
<b>I/O PHY</b>	
DDR	16
SpaceWire	16




European Space Agency

NG-MEDIUM in 2016  
 NG-LARGE in 2017  
 NG-ULTRA in 2018

For more information contact  
 Edouard Lepape:  
[elepape@nanoxplore.com](mailto:elepape@nanoxplore.com)

# Spacecraft Sub-Systems: where are the microchips?



## PLATFORM


- Structures
- Power
- Thermal Control
- Attitude Control
- Guidance
- Command and Data Handling
- Propulsion
- Harness

## PAYLOAD Instruments

- Life Support
- Launcher
- Ground Segment



# Deconstructing a Spacecraft to Component Level: Sentinel-2



# Deconstructing a Spacecraft to Component Level: Sentinel-2



Sensor – Inertial Measurement Unit

Sensor – Star Tracker

Payload – Video Compression Unit

Remote Interface Unit

On Board Computer

Sensor – GPS

Sensor – Magnetometer



Mass Memory

Payload – Multi Spectral Imager

Sensor – Coarse Earth/Sun Sensor

Actuator – Magneto Torque


Actuator – Reaction Wheel



# SENTINEL 2 : ASICs and FPGAs used



## Sentinel 2 - IC Overview




- Sentinel 2 uses 266 complex ICs (excluding imagers and sensors) out of which around 85% of them are used in the platform and only a 15% in the payload

European Space Agency




# How many complex microchips in our satellites?



Trends and patterns of ASIC and FPGA use in European space missions; ESA/TU Delft, April 2013;  
[https://amstel.estec.esa.int/tecedm/website/stag\\_ygt/Boada.pdf](https://amstel.estec.esa.int/tecedm/website/stag_ygt/Boada.pdf)

European Space Agency

# How much money is spent in microchips per satellite?



## Number of ASICs and FPGAs procured per satellite

TOTALs (10yrs, 10 missions)  
**Average per mission** (10yrs, 10 missions)

**FPGA**

**ASIC**  
 (0.5-0.18um)

**TOTAL**

875	805	1680
<b>87.5</b>	<b>80.5</b>	<b>168</b>

## Prices per device (rough estimates)

Lowest price per device  
 Highest price per device  
**Averaged price per device**

5K€	15K€
40K€	80K€
<b>22K€</b>	<b>47K€</b>

## Average rough estimate expenditure per mission on complex microchips

(10yrs, 10 missions) (NRE costs, design and technology predevelopments NOT INCLUDED; just the price per device!)

**2M€**

**3,8M€**

**5,8M€**



Trends and patterns of ASIC and FPGA use in European space missions; ESA/TU Delft, April 2013;  
[https://amstel.estec.esa.int/tecedm/website/stag\\_ygt/Boada.pdf](https://amstel.estec.esa.int/tecedm/website/stag_ygt/Boada.pdf)

European Space Agency

# How are deep sub-micron space microchips created?



- ✓ **silicon wafer foundries** using reliable (few defects, long life time, working in space extreme T) **“Deep-submicron”** manufacturing processes **STMicroelectronics, UMC(Taiwan), Xfab(Malaysia), etc.**
- ✓ **Radiation hard** basic IC building blocks => **“Rad-hard ASIC libraries”** and **“IP cores”**, **ST-C65SPACE, Microchip Atmel-ATMX150RHA, IMEC-DARE, etc.**
- ✓ Space qualified chip **package technology** **E2V, HCM**
- ✓ **Space quality control** of the whole supply chain **ST, Microchip Atmel, IMEC, Cobham...**





# Manufacturing microchips... in 1.5 minutes!



UNCLASSIFIED - For Official Use

NanoInnovation 2016

Rad-hard nanotechnology for space SoCs



Credits: INTEL

# ASICs and FPGAs in space: why could they fail?

## 1. Designer mistake

- Some nominal or corner cases never simulated, etc.

## 2. Manufacturing problem or error

- Silicon wafer defects
- badly calibrated machine
- operator error
- poor, insufficient error screening, etc.

## 3. System environment


- out-of-spec use (wrong bias, pin load, clock...)
- signal integrity problems at PCB, etc.

## 4. Aging effects – technology wear-out


- Electro migration
- Channel hot carriers
- Negative bias temperature instability (NBTI), etc, etc.

## 5. Space environment effects

- Vibration, mechanical shock (bonding, solder points failures)
- Extreme temperatures
- Contamination effects
- Radiation effects




# Space radiation environment





# Radiation Effects in semiconductor devices ESA



# Radiation propagating **EFFECTS**






effects in  
semiconductor  
elements

effects in  
basic  
analogue  
and digital  
cells


failing  
devices,  
components

failing  
units, sub-  
systems

failing  
onboard  
experiments,  
spacecrafts!!



# Why radiation effects in ASICs and FPGAs are a concern?



- temporary or permanent IC malfunctions
- risk of mission failures or loss
- on-board IC replacement or repair not an option





- Normally not possible
- Extremely costly
  
- Example for successful repair and maintenance in Space:  
*Hubble Space Telescope*



## How to classify them?

### WHO implements them?

- system HW and SW designer
- IC designer (IC Design Kit user)
- IC design (CAD) tools developer
- IC library / Design Kit / layout designer
- Foundry process & manufacturing engineer



TMR, EDAC, parity, time redundancy

### At which LEVEL are they applied?

- system (PCB, software, case)
- IC architecture (netlist)
- logic cell, layout level (libraries, reset/clock lines)
- foundry process (wafer substrates, conductive, dielectric and isolating materials and sizes)




Power cycling



scrubbing, TMR, current limiters





Enclosed transistors, hard FF, hard clock trees



standard latch


DICE latch

SOI, epi, thin OX, wells, STI, guardbands



What are the **COSTS / DRAWBACKS** of rad effects protections?

- More Silicon area, less integration
- Lower speed
- Higher power consumption
- Higher design complexity, longer development times
- Export constraints dependencies
- Higher technology prices (“special technology” + “low volume” = expensive components, additional tests and tools) !!



Rad protection can sometimes have a high price, but the cost of losing on-board experiments or the entire satellite is much higher !!



**ECSS-Q-HB-60-02 is publically available!**




ECSS-Q-HB-60-02

## **Techniques for radiation effects mitigation in ASICs and FPGAs handbook**

was published on September 1<sup>st</sup> 2016, after 6 years of work and contributions from over 30 experts worldwide

==> go here: <http://www.ecss.nl/>  
to find and download Handbook!


# classification of mitigation techniques, abstraction levels



# Techniques for radiation effects mitigation in ASICs and FPGAs handbook





CHAPTER #	CHAPTER TITLE	PAGE
1	Scope	16
2	References	17
4	Radiation environment and integrated circuits	25
5	Choosing a device hardening strategy	31
6	Technology selection and process level mitigation	35
7	Layout	49
8	Analogue circuits	59
9	Embedded memories	86
10	Radiation-hardened ASIC libraries	102
11	Digital circuits	107
12	System on a chip	124
13	Field programmable gate arrays	139
14	Software-implemented hardware fault tolerance	161
15	System architecture	175
16	Validation methods	190
Annex A (informative)	Vendor/institute-ready solutions that include mitigation or help to mitigate	213
	Bibliography	214



**ECSS-Q-HB-60-02**  
published  
September 1st 2016






<b>1</b>	<b>Scope</b>	<b>16</b>
<b>2</b>	<b>References</b>	<b>17</b>
<b>3</b>	<b>Terms, definitions and abbreviated terms</b>	<b>18</b>
3.1	Terms from other documents	18
3.2	Terms specific to the present document	18
3.3	Abbreviated terms	20
<b>4</b>	<b>Radiation environment and integrated circuits</b>	<b>25</b>
4.1	Overview	25
4.2	Radiation environment in space	25
4.3	Radiation Effects in ICs	26
4.3.1	Overview	26
4.3.2	Cumulative effects	26
4.3.3	Single Event Effects (SEEs)	27
4.3.3.1	Overview	27
4.3.3.2	Non-destructive SEE	28
4.3.3.3	Destructive SEE	29
4.3.3.4	Summary	30
<b>5</b>	<b>Choosing a device hardening strategy</b>	<b>31</b>
5.1	The optimal strategy	31
5.2	How to use this handbook	32






# 6 Technology selection and process level mitigation

<b>6</b>	<b>Technology selection and process level mitigation</b>	<b>35</b>
6.1	Overview	35
6.2	Mitigation techniques	36
6.2.1	Epitaxial layers	36
6.2.2	Silicon On Insulator	37
6.2.3	Triple wells	40
6.2.4	Buried layers	42
6.2.5	Dry thermal oxidation	43
6.2.6	Implantation into oxides	45
6.3	Technology scaling and radiation effects	46



# 7 Layout, 8 Analogue circuits



<b>7</b>	<b>Layout</b>	<b>49</b>
7.1	Overview	49
7.2	Mitigation techniques	50
7.2.1	Ringed or Enclosed Layout Transistor	50
7.2.2	Contacts and guard rings	52
7.2.3	Dummy transistors	55
7.2.4	Transistors Gate W/L ratio sizing	58
<b>8</b>	<b>Analogue circuits</b>	<b>59</b>
8.1	Overview	59
8.2	Mitigation techniques	60
8.2.1	Node Separation and Inter-digitation	60
8.2.2	Analogue redundancy (averaging)	64
8.2.3	Resistive decoupling	65
8.2.4	Filtering	68
8.2.5	Modifications in bandwidth, gain, operating speed, and current drive	69
8.2.6	Reduction of window of vulnerability	72
8.2.7	Reduction of high impedance nodes	76
8.2.8	Differential design	78
8.2.9	Dual path hardening	81








# 9 Embedded memories

<b>9</b>	<b>Embedded memories</b>	<b>86</b>
9.1	Overview	86
9.2	Mitigation techniques	87
9.2.1	Hardening of individual memory cells	87
9.2.1.1	Overview	87
9.2.1.2	Resistive hardening	88
9.2.1.3	Capacitive hardening	89
9.2.1.4	IBM hardened memory cell	91
9.2.1.5	HIT hardened memory cell	92
9.2.1.6	DICE hardened memory cell	93
9.2.1.7	NASA-Whitaker hardened memory cell	95
9.2.1.8	NASA-Liu hardened memory cell	96
9.2.2	Bit-interleaving in memory arrays	98
9.2.3	Data scrubbing	100
9.3	Comparison between hardened memory cells	101






# 10 Radiation-hardened ASIC libraries



<b>10</b>	<b>Radiation-hardened ASIC libraries</b>	<b>102</b>
10.1	Introduction	102
10.2	IMEC Design Against Radiation Effects (DARE) library	103
10.3	CERN 0,25 $\mu\text{m}$ radiation hardened library	104
10.4	BAE 0,15 $\mu\text{m}$ radiation hardened library	104
10.5	Ramon Chips 0,18 $\mu\text{m}$ and 0,13 $\mu\text{m}$ radiation hardened libraries	104
10.6	Cobham (former Aeroflex) 600, 250, 130 and 90 nm radiation hardened libraries	105
10.7	Microchip Atmel MH1RT 0,35 $\mu\text{m}$ and ATC18RHA 0,18 $\mu\text{m}$ CMOS and ATMX150RHA 0,15 $\mu\text{m}$ SOI CMOS radiation hardened libraries	105
10.8	ATK 0,35 $\mu\text{m}$ radiation hardened cell library	106
10.9	ST Microelectronics C65SPACE 65 nm radiation hardened library	106
10.10	RedCat Devices radiation hardened libraries	106


# 11 Digital Circuits

<b>11</b>	<b>Digital circuits</b>	<b>107</b>
11.1	Overview	107
11.2	Mitigation techniques	108
11.2.1	Spatial redundancy	108
11.2.1.1	Description of the concept	108
11.2.1.2	Duplex architectures	109
11.2.1.3	Triple Modular Redundancy architectures	110
11.2.1.3.1	General	110
11.2.1.3.2	Basic TMR	111
11.2.1.3.3	Full TMR	111
11.2.2	Temporal redundancy	115
11.2.2.1	Description of the concept	115
11.2.2.1.1	Overview	115
11.2.2.1.2	Triple Temporal Redundancy combined with spatial redundancy	115
11.2.2.1.3	Minimal level sensitive latch	116
11.2.3	Fail-safe, deadlock-free finite state machines	118
11.2.4	Selective use of logic cells, clock and reset lines hardening	122







# 12 System on a Chip




## 12 System on a chip 124

12.1	Overview	124
12.2	Mitigation techniques	125
12.2.1	Error Correcting Codes	125
12.2.1.1	Introduction to multiple options	125
12.2.1.1.1	General	125
12.2.1.1.3	Cyclic Redundancy Check	127
12.2.1.1.4	BCH codes	128
12.2.1.1.5	Hamming codes	128
12.2.1.1.6	SEC-DED codes	129
12.2.1.1.7	Reed-Solomon codes	129
12.2.1.1.8	Arithmetic codes	130
12.2.1.1.9	Low Density Parity Codes	130
12.2.2	Mitigation for Memory Blocks	131
12.2.3	Filtering SET pulses in data paths	132
12.2.4	Watchdog timers	135
12.2.5	TMR in mixed-signal circuits	136




7 bits of data	Number of "1"	8-bits including parity bit	
		even	odd
000 0000	0	<u>0</u> 000 0000	<u>1</u> 000 0000
101 0001	3	<u>1</u> 101 0001	<u>0</u> 101 0001
110 1001	4	<u>0</u> 110 1001	<u>1</u> 110 1001
111 1111	7	<u>1</u> 111 1111	<u>0</u> 111 1111





European Space Agency

# 13 Field Programmable Gate Arrays



of the Virtex-52V FPGA has been qualified for high-radiation, deep-space applications.



European Space Agency

<b>13</b>	<b>Field programmable gate arrays</b>	<b>139</b>
13.1	Overview	139
13.2	Mitigation techniques	141
13.2.1	Local Triple Modular Redundancy	141
13.2.2	Global Triple Modular Redundancy	143
13.2.3	Large grain Triple Modular Redundancy	145
13.2.4	Embedded user memory Triple Modular Redundancy	147
13.2.5	Additional voters in TMR data-paths to minimise DCE	149
13.2.6	Reliability-oriented place and Route Algorithm (RoRA)	152
13.2.7	Embedded processor protection	154
13.2.8	Partial reconfiguration or Scrubbing of configuration memory	156
13.2.8.1	Description of the concept	156
13.2.8.1.1	Overview	156
13.2.8.1.2	Full scrubbing	157
13.2.8.1.3	Partial scrubbing	157
13.2.8.1.4	Partial reconfiguration	158

# 14 Software-implemented hardware fault tolerance

## 14 Software-implemented hardware fault tolerance 161




14.1 Overview 161

14.2 Mitigation techniques 162

14.2.1 Redundancy at instruction level 162

14.2.2 Redundancy at task level 168



14.2.3 Redundancy at application level: using a hypervisor 172





European Space Agency

# 15 System architecture (off-chip)

<b>15</b>	<b>System architecture</b>	<b>175</b>
15.1	Overview	175
15.2	Mitigation techniques	176
15.2.1	Shielding	176
15.2.2	Watchdog timers	180
15.2.3	Power cycling and reset	181
15.2.4	Latching current limiters	181
15.2.5	Spatial Redundancy	182
15.2.5.1	Overview	182
15.2.5.2	Duplex architectures	182
15.2.5.2.1	Description of the concept	182
15.2.5.2.2	Lockstep	183
15.2.5.2.3	Double duplex	184
15.2.5.2.4	Double Duplex Tolerant to Transients	184
15.2.5.3	Triple Modular Redundant system	186
15.2.6	Error Correcting Codes	188
15.2.7	Off-chip SET filters	189



**Power cycling**





# 16 Validation methods (1/2)

## Fault Injection Testing




<b>16</b>	<b>Validation methods</b>	<b>190</b>
16.1	Introduction	190
16.2	Fault injection	190
16.2.1	Fault injection at transistor level	191
16.2.1.1	Overview	191
16.2.1.2	Physical level 2D/3D device simulation	191
16.2.1.3	Transient fault injection simulations at electrical level	192
16.2.2	Fault injection at gate level	192
16.2.3	Fault injection at device level	193
16.2.3.1	Overview	193
16.2.3.2	Fault injection in processors	193
16.2.3.3	Fault injection in FPGAs	195
16.2.3.4	Analytical methods for predicting effects of soft errors on SRAM-based FPGAs	197
16.2.4	Fault injection at system level	197
16.3	Real-life radiation tests	198
16.3.1	Overview	198
16.3.2	Tests on-board scientific satellites	198
16.3.3	On-board stratospheric balloons	198
16.3.4	Ground level tests	198

# 16 Validation methods (2/2)

<b>16</b>	<b>Validation methods</b>	<b>190</b>
16.4	Ground accelerated radiation tests	199
16.4.1	Overview	199
16.4.2	Standards and specifications	199
16.4.3	SEE test methodology	200
16.4.4	TID test methodology	202
16.4.5	TID and SEE test facilities	204
16.4.5.1	Overview	204
16.4.5.2	Total ionizing dose	205
16.4.5.3	Single event effects	206
16.4.6	Complementary SEE test strategies	209
16.4.6.1	Overview	209
16.4.6.2	Laser beams SEE tests	209
16.4.6.3	Ion-Microbeam SEE tests	211
16.4.6.4	Californium-252 and Americium-241 SEE tests	212



- ◆ **Radiation Facilities in use by ESA** <https://escies.org/ReadArticle?docId=230>
  - ▲ Co-60 at ESA/ESTEC, Netherlands (total dose)
  - ▲ Californium-252 at ESA/ESTEC, Netherlands
  - ▲ Paul Scherrer Institut (PSI), Switzerland: proton irradiation
  - ▲ Louvain la Neuve (UCL), Belgium: heavy ions and protons
  - ▲ Jyväskylä University, Finland: heavy ions and protons



# ECSS-Q-HB-60-02 is publically available!



**78**  
mitigation  
techniques

classified in  
10 groups

15 validation  
techniques

ECSS-Q-HB-60-02


## Techniques for radiation effects mitigation in ASICs and FPGAs handbook

This new ECSS handbook is since September 8<sup>th</sup> 2016 available from the [www.ecss.nl](http://www.ecss.nl) website, at [http://ecss.nl/forums/ecss/\\_templates/default.htm?target=http://ecss.nl/forums/ecss/dispatch.cgi/publications/docProfile/100219/d20160905090457/No/t100219.htm](http://ecss.nl/forums/ecss/_templates/default.htm?target=http://ecss.nl/forums/ecss/dispatch.cgi/publications/docProfile/100219/d20160905090457/No/t100219.htm)

Two additional documents available for download at the ESA Microelectronics website :


[http://www.esa.int/Our\\_Activities/Space\\_Engineering\\_Technology/Microelectronics/Microelectronics\\_Development\\_Methodology](http://www.esa.int/Our_Activities/Space_Engineering_Technology/Microelectronics/Microelectronics_Development_Methodology)

1. [ECSS-Q-HB-60-02A Annex](#) (informative) [Vendor- or institute-ready ASIC and FPGA technology solutions that include mitigation against radiation effects or that can help to introduce mitigation and/or to validate it](#)
2. [ECSS-Q-HB-60-02A Acknowledgements](#)





To support future microelectronics programmes, the section undertakes internal research and development

## Digital IP Cores



## SoC Architecture Simulation, Verification, Validation






# ESA IP-Core Service Statistics



## Number of Requests per IP-Core since 2002




[http://www.esa.int/Our\\_Activities/Space\\_Engineering\\_Technology/Microelectronics/About\\_ESA\\_IP\\_Cores](http://www.esa.int/Our_Activities/Space_Engineering_Technology/Microelectronics/About_ESA_IP_Cores)


# ESA Microelectronic Section Activities




## 3D TCAD SET/SEU Simulations in 65nm and 180nm CMOS



## SET Test Vehicle Development and Radiation Testing





## AMS IP Core Development




## SEU Mitigation Validation

## Radiation Mitigation Techniques





# Space Multi Project Wafer (MPW) programme

## One example of ESA activity on space SoCs 2003-2012



# Space Multi Project Wafer (MPW) programme

- **GOALS**




- 2003: new space digital ASIC technology Atmel(F) **ATC18RHA** (180nm CMOS)
- facilitate access, encourage use
- **Lower chip prices:** grouping customers/designs to share silicon wafer manufacturing costs





# Space Multi Project Wafer (MPW) programme

## CREATING an ASIC






**Specs -> Design -> Masks -> Wafers -> Dicing -> Packaging -> Tests**



# Space Multi Project Wafer (MPW) programme


**Design & manufacturing of 6 mask-sets, and 6 "lots" of 25 wafers each**





# Space Multi Project Wafer (MPW) programme




Company A → ASIC Design A



Company B → ASIC Designs B1 & B2



Company C → ASIC Design C



# Space Multi Project Wafer (MPW) programme




**RETICULE**



# Space Multi Project Wafer (MPW) programme

Space Multi Project Wafer programme



# Space Multi Project Wafer (MPW) programme



Company A → ASIC Design A





Company B → ASIC Designs B1 & B2



Company C → ASIC Design C

## Space Multi Project Wafer programme

RETICULE






# Space Multi Project Wafer (MPW) programme

ESA UNCLASSIFIED - For Official Use

NanoInnovation 2016

Rad-hard nanotechnology for space SoCs




# E0 run: 2004 “Validation Run”





## QDMX

**Designed by:** Alcatel SAS (F)  
**Function:** Telecom payload mux demux



wafer “reticule”  
(replicated 25 times  
inside every wafer)




## NPM-A

**Designed by:** Astrium (UK)  
**Function:** Telecom payload


## V34

**Designed by:** Atmel(F)  
**Function:** Test Vehicle



## V35


**Designed by:** Atmel(F)  
**Function:** Test Vehicles







## SpW-RTC (SpaceWire Remote Terminal Controller)

**Designed by:** Saab (S) + Gaisler Research (S)  
**Function:** SpaceWire+CAN+LEON2  
**Flying in:** **BepiColombo, Solar Orbiter**



wafer "reticule"  
(replicated 40 times  
inside every wafer)



## COLE

**Designed by:** Saab (S)  
**Function:** LEON2 + I/O coprocessor + CAN + SpW  
**Flying in:** **SmallGEO, MTG**





## V40

**Designed by:** Atmel(F)  
**Function:** Test Vehicle


**MDPA** (Multi-DSP/Microprocessor Architecture)

**Designed by:** EADS Astrium (D)  
**Function:** Digital Transparent Processor payload control  
**Flying in:** **Alphasat**




(Active Pixel Sensor Star Sensor) **APSS**


**Designed by:** Jena Optronik(D)  
**Function:** Star Tracker control



wafer "reticule"  
 (replicated 35 times  
 inside every wafer)




**V47**  
**Designed by:** Atmel(F)  
**Function:** Test Vehicle



**V40**  
**Designed by:** Atmel(F)  
**Function:** Test Vehicle

**SCOC3** (Spacecraft Controller on Chip)

**Designed by:** EADS Astrium (F)  
**Function:** payload or platform computer with telemetry and telecommand  
**Flying in:** **SPOT6, Ingénio, Astroterra, Sentinel5p, ...**







- Spacecraft Controller On-a Chip

<http://www.scoc3.com>

- LEON3FT @ 80 MHz, GRFPU
- CCSDS TM/TC interface with X-strapping interface
- SpaceWire, 1553, CAN, UART
- Dual AMBA-AHB bus architecture
- Dual PROM/SRAM/SDRAM interface
- Basic SW development (BSP/drivers)  
SW tools (simulator, IDE) available
- standard component, commercialised by Astrium F
- FPGA-based Evaluation board (STARKIT)  
developed under CNES contract
- First missions: SEOSAT, ASTROTERRA (SPOT 6/7)  
CSO (**3 French military satellites**), KRS (Kazakhstan)
- Atmel 180 nm (1.8 Mbytes + 2.2 Mbit memory)
- Package: LGA472 with 6-sigma columns (currently  
assembled in the US, to be transferred to Europe)




# LEON3FT based Microprocessor – SCOC3






## SOLARES

**Designed by:** Thales Alenia Space (E)  
**Function:** Digital Video Broadcast - S2 packet switching  
**Flying in:** **SmallGEO**




## CORCONTE

**Designed by:** Thales Alenia Space (E)  
**Function:** Digital Video Broadcast-S2 encoder modulator  
**Flying in:** **SmallGEO**




wafer "reticule"  
(replicated 42 times  
inside every wafer)



## V40


**Designed by:** Atmel(F)  
**Function:** Test Vehicle



## FFTC



(Fast Fourier Transfer Coprocessor)

**Designed by:** EADS Astrium (D) + Eonic (NL)  
**Function:** Fast Fourier Transfer Coprocessor  
**Flying in:** **Metop Second Generation**




## AGGA4 (Advanced GPS Galileo ASIC)

Designed by: Astrium (D)  
Function: GPS Galileo GLONASS processor  
Flying in: **MetOp-SG, Earth Explorer**




## V40

Designed by: Atmel(F)  
Function: Test Vehicle




wafer "reticule"  
(replicated 42 times  
inside every wafer)



## APSSS

Designed by: Jena Optronik (A)  
Function: Star Tracker control  
Flying in: **Alphasat, Sentinel-2, Earthcare, SmallGEO, EDRS**




## STAPLETON

Designed by: SEA (UK) + Garfield (UK)  
Function: MEMS gyroscope control  
Flying in: **MTG (TBC), Sentinel-3**





## CWICOM (CCSDS Wavelet Image Compression)

Designed by: Astrium (F)  
Function: CCSDS Wavelet Image Compression  
Flying in: **Sentinel-2b** (TBC)




wafer "reticule"  
(replicated 35 times  
inside every wafer)



## V47

Designed by: Atmel(F)  
Function: Test Vehicles



## V40

Designed by: Atmel(F)  
Function: Test Vehicle


# Space Multi Project Wafer (MPW) programme

- TRP
- 2.3M€
- Atmel(F)

Space Multi Project Wafer programme: **accomplishments**

- **9** years
- **6** manufacturing runs (more outside this contract)
- **150** silicon wafers
- **14** different ASIC designs
- **11** companies
- **> 17** satellites use/will use these ASICs





**Europractice + CMP**

**Foundries used for space mixed-signal ASICs**

**TI (NS)**

**XFab**

**IHP**

**ON**

**Infineon**  
**Telefunken**  
**TI**

**AMS**

**STM**

**Corea**

**Magna**  
**Chip**

**Taiwan**


**UMC**  
**TSMC**

**Israel**

**Tower**

# Space ASIC Technology Observatory (Jan 13<sup>th</sup> 2016)

**DIGITAL**



# European Deep Sub-Micron (DSM) processes & libraries for space microchips



2000

2005

2010

2015

2020

**500nm** Atmel Nantes fab

**350nm** Atmel Rousset fab

**180nm** (Atmel / Lfoundry Rousset fab)

UMC fab Taiwan

**150nm SOI**

UMC fab Taiwan

**350nm**

ON Semi fab Belgium

Xfab fab Malaysia

**180nm** UMC fab Taiwan

UMC fab Taiwan

**65 nm**

TSMC fab Taiwan

**65 nm**

ST fab Crolles

**28 nm FDSOI**

ST fab Crolles

**Atmel**  
libraries

**IMEC**  
libraries

**ST**  
libraries

**Other processes:** IHP 250, 130nm, ST 350, 130nm, Infineon AMS 350nm, Xfab 350nm, (Lfoundry 150nm SOI under evaluation)

European Space Agency

# European DSM processes & libraries for space

## ASICs (digital, mixed-signal, many embed microprocessor, DSP cores...)



2000


2005

2010


2015

2020


**Atmel**  
libraries



**IMEC**  
libraries



**ST**  
libraries



European Space Agency



# European DSM processes & libraries for space **Microprocessors**



2000

2005

2010

2015

2020

ERC32 SC

500nm

Atmel Nantes fab

350nm

Atmel Rousset fab

180nm

(Atmel / Lfoundry Rousset fab)

UMC fab Taiwan

150nm SOI

UMC fab Taiwan

LEON1-Atmel proto

AT697E  
LEON2FT EM

AT697F  
LEON2FT FM,  
SOC3

350nm

ON Semi fab Belgium

180nm

UMC fab Taiwan

Xfab fab Malaysia

UMC fab Taiwan

65 nm

LEON1-ESA proto

LEON3-DARE

DPC

TSMC fab Taiwan

Space  
Microcontroller

65 nm

ST fab Crolles

28 nm FDSOI

ST fab Crolles

GR740 EM

GR740 FM

NG Microprocessor EM

**Atmel**  
libraries

**IMEC**  
libraries

**ST**  
libraries

European Space Agency

# European DSM processes & libraries for space **FPGAs**



2000

2005

2010

2015

2020

500nm

Atmel Nantes fab

350nm

Atmel Rousset fab

180nm

(Atmel / Lfoundry Rousset fab)

UMC fab Taiwan

150nm SOI

UMC fab Taiwan

Japanese fab - LAPIS

ATF40K

ATF280K

ATF450K

350nm

ON Semi fab Belgium

Xfab fab Malaysia

180nm

UMC fab Taiwan

UMC fab Taiwan

65 nm

TSMC fab Taiwan

65 nm

ST fab Crolles

28 nm FDSOI

ST fab Crolles

BRAVE-M

BRAVE-L

BRAVE-U

**Atmel**  
libraries

**IMEC**  
libraries

**ST**  
libraries

European Space Agency

# European DSM processes & libraries for space microchips: 65nm and below



2000

2005

2010

2015


2020

**Atmel**

Customer Interface / Design / packaging services

**IMEC**  
libraries


**ST**  
libraries



# State of the art , most recent European deep submicron microchips




2015



**"VT65"**

Telecom payload processor  
200 mm<sup>2</sup>  
1752 pins  
TAS/ST/Atmel/E2V/CNES


2015



**"NGMP/GR740"**

General Purpose Microprocessor  
70 mm<sup>2</sup>  
625 pins  
Cobham Gaisler/ST/E2V/ESA

2016



**"BRAVE FPGA"**

General Purpose Reprogrammable  
70 mm<sup>2</sup>  
625 pins  
NanoXplore/ST/E2V/ESA


**All manufactured with 65nm rad-hard microchip technology provided by STMicroelectronics & partners**



# Space Deep Submicron achievements, next steps



About **26M€** spent in past 8 yrs, **24M€** more needed for next 5 yrs, to continue and have space qualified C65SPACE ASICs, GR740 processor, full BRAVE FPGA family, and 65nm mixed-signal



Agency

# Space Microelectronics Roadmaps Challenges

- **DSM 65nm** ASIC offer (+ high-end packaging). Conclude the space qualification, and make the Design Kit accessible
- **Next Generation (and European!)** generic purpose ICs: GR740 Microprocessor, NG-DSP, Microcontroller, reprogrammable FPGA family (BRAVE-MEDIUM, LARGE, ULTRA)
- **Consolidate mixed-signal** ASIC offer (end-to-end quality, costs, HV, NVM, HT, HF...), including 65nm node
- **Fragmentation of ASIC supply chain:** more difficult & expensive to guaranty space quality (vs. one-stop-shop vendor)
- **Analogue IP Cores**, re-use, IPR and support solutions
- **All of the above: space qualified & sustainable**

**THANKS for your attention!**

**QUESTIONS ?**

**More information in  
EUROPEAN SPACE TECHNOLOGY HARMONISATION TECHNICAL DOSSIER  
MICROELECTRONICS:  
ASIC and FPGA**

*Currently following the harmonisation exercise, to be released Q1 2017*

**<http://www.esa.int/TEC/Microelectronics/>**