


Radiation-hard nanotechnology for space Systems-on-Chip



Agustín Fernández León
ESA / ESTEC / Microelectronics Section



OVERVIEW

- European Space Agency overview
- Deep Sub-Micron Microchips: the brains of our satellites.
- Types of microchips: ASIC, FPGA, processors
- Smaller technology for bigger data
- Where are they used? How many? Costs?
- How are space microchips made?
- What can go wrong in space?
- Mitigating radiation effects
- ESA activity to have more and better space microchips
- One example: Space Multi-project Wafer Programme (180nm ASICs)
- Analogue and Mixed-signal microchips
- Silicon foundries and space DSM (180,65,28nm) libraries used for DSM SoCs
- Challenges ahead for space deep-submicron SoCs

ESA facts and figures



- Over 50 years of experience
- 22 Member States
- Eight sites/facilities in Europe, about 2200 staff
- 5.2 billion Euro budget (2016)
- Over 80 satellites designed, tested and operated in flight



European Space Agency

Purpose of ESA



“To provide for and promote, for exclusively peaceful purposes, cooperation among European states in **space research and technology** and their **space applications.**”

Article 2 of ESA Convention



European Space Agency


Member States




ESA has 22 Member States:
20 states of the EU (AT, BE, CZ, DE, DK, EE, ES, FI, FR, IT, GR, HU, IE, LU, NL, PT, PL, RO, SE, UK) plus Norway and Switzerland.

Seven other EU states have Cooperation Agreements with ESA: Bulgaria, Cyprus, Latvia, Lithuania, Malta, Slovakia and Slovenia. Discussions are ongoing with Croatia.

Canada takes part in some programmes under a long-standing Cooperation Agreement.



ESA's locations



- ESA sites
- Offices
- ESA Ground Station

- ESA Ground Station + Offices
- ESA sites + ESA Ground Station

European Space Agency



SCIENCE




Rosetta



First rendezvous, orbit and soft-landing on a comet.

On 6 August 2014, ESA's **Rosetta** became the first spacecraft to rendezvous with a comet 67P and, on 12 November, its Philae probe made the first soft-landing on a comet and returned data from the surface. The comet was **305 million km** from Earth, racing at **112464 km/h**. Rosetta's journey covered **6,4 billion km** and lasted **10 yrs.**



European Space Agency




NAVIGATION






HUMAN SPACEFLIGHT





TELECOMMUNICATIONS & INTEGRATED APPLICATIONS





EARTH OBSERVATION



TECHNOLOGY

Activities



1.ESA is one of the few space agencies in the world to combine responsibility in nearly all areas of space activity.

* Space science is a Mandatory programme, all Member States contribute to it according to GNP. All other programmes are Optional, funded 'a la carte' by Participating States.



space science



human spaceflight



exploration



earth observation



launchers



navigation



operations






technology



telecommunications

Missions

athena Launch: 2028 Probing the hot and energetic Universe		plato Launch: 2024 Hunting planets beyond our Solar System		juice Launch: 2022 Europe's first mission to the Jupiter system		metop-sg series Launch: 2021 MetOp Second Generation	
euclid Launch: 2020 Charting dark matter and dark energy's effects on the Universe		biomass Launch: 2020 Measuring forest biomass		earthcare Launch: 2018 Studying the roles of clouds and aerosols in our climate		james webb space telescope Launch: 2018 Contributing two instruments to the next great space observatory	
solar orbiter Launch: 2018 Europe's closest mission to the Sun		mtg series Launch: 2018 Meteosat Third Generation		european robotic arm Launch: 2017 Robotic arm serving Russian segment of ISS		cheops Launch: 2017 Studying planets around other stars	
adm-aeolus Launch: 2016 Mapping Earth's global wind fields		bepicolombo Launch: 2016 Europe's first mission to Mercury		exomars Launch: 2016, 2018 Mars orbiter and lander, followed by rover		lisa pathfinder Launch: 2015 Technology demonstration for gravitational wave detection	
smallgeo Launch: 2015 New small platform for geostationary telecommunications		edrs First launch: 2015 Geostationary satellites for relaying satellite data		ixu Launch: 2015 Intermediate experimental Vehicle		alphasat Launch: 2013 Innovative satellite telecommunications platform	
gaia Launch: 2013 Mission to map a billion local stars in 3D		swarm Launch: 2013 Trio of satellites mapping Earth's magnetic field		sentinel family First launch: 2014 A portfolio of operational Earth observation missions		uega First launch: 2012 Europe's small satellite launcher	
ESA UNCLASSIFIED	For Official Use	NanoInnovation 2016		Rad-hard nanotechnology for space SoCs			

How do our satellites handle all this data?



DATA from space:

- Scientific / Space observation
- Environment signals



DATA from Earth:

- Satellite control
- Telecom / Navigation information
- Scientific / Earth Observation



DATA inside the satellite:

- Satellite positioning control & autonomy
- Processing scientific /telecom/navigation and house-keeping data before sending it to Earth



DATA to Earth:

- satellite control from Earth
- Scientific information
- Telecom / Navigation signals



The magic

DATA from space:

- Climate, Earth observation
- Environment signals






DATA inside the satellite:

- Satellite positioning control & autonomy
- Processing scientific /telecom/navigation data before sending it to Earth



DATA from Earth:

- Satellite control
- Telecom / Navigation information
- Scientific / Earth Observation




DATA from Earth:
- Telecom / Navigation signals

Rad-hard nanotechnology for space SoCs

What do space Microchips do with the DATA?






- **Receive**
- **Select**
- **Compare**
- **Calculate**
- **Decide**
- **Compress**
- **Authenticate**
- **Monitor**
- **Wait**
- **Store**
- **Send**
- **Activate**
- **Stop**
- **...**



what is a “deep submicron” microchip?

integrated circuit smallest “feature size”
 (i.e. “**transistor gate length**”) measures
 far less than 1 μ m, that is **180nm, 65nm,
 28nm, or smaller size**



Metal–Oxide Field–Effect Transistor (MOSFET)

Types of deep sub-micron space microchips



ASIC

Application Specific Integrated Circuits

- Reused locally by developing companies
- some available to the open market (ASSPs*)

FIXED SPECIALISED FUNCTIONS (some embed microprocessor cores) / best performances / Digital, Analogue and Mixed-signal

FPGA

Field Programmable Gate Arrays

- Generic use
- Off-the-shelf products for the open market

ONE-TIME, LIMITED or UNLIMITED REPROGRAMMABLE to decide FUNCTIONS / easier/cheaper to change

Microprocessors

Use SOFTWARE stored in external memories to implement FUNCTIONS


* ASSP = Application Specific Standard Product

Recent European sub-micron space microchips




ASIC

Application Specific Integrated Circuits




VT65 (ST, 65nm) 2015



AGGA4 (Atmel, 180nm) 2015



DPC (IMEC, 180nm) 2015




CWICOM
(Atmel, 180nm) 2012

FPGA


Field Programmable Gate Arrays




BRAVE-medium (ST, 65nm) 2016



ATF280F (Atmel, 180nm) 2009




AT40K (Atmel, 350nm) 2004



NGMP/GR740 (ST, 65nm) 2015



SCOC3 (Atmel, 180nm) 2008



AT697 LEON2FT (Atmel, 180nm)
2005

European Space Agency


Microprocessors

Rad-hard nanotechnology for space SoCs

Commercial vs space microchips

Smaller means faster, less power, lighter equipment, but also more expensive and complex to develop


Commercial Technology





Space microchip
State-Of-The-Art
today, **2016!!**

European Space Agency





Digital Telecom processors improve with DSM Microchips




Microprocessors: better performance thanks to DSM technology



1250 nm




Components for Satellite Data-Handling - Processor



TSC695

500nm RTP CMOS
TID 300krad
SEL 80 MeVcm²/mg

PROCESSOR	SPARCv7	FPU
SPEED	25MHz	GPT
PROCESSING	20MIPS	RTCT
PROM/SRAM I/F		UART 2x
		RAM I/F



AT697

180nm ATC18RHA CMOS
TID 300krad
SEL >60 MeVcm²/mg


PROESSOR	SPARCv8/LEON2
SPEED	100MHz
MIPS	86MIPS
I-CACHE	32kbyte
D-CACHE	16kbyte
PROM/SRAM/SDRAM I/F	

PCI	
GPIO	
UART 2x	
TMR	

NGMP

ST 65nm CMOS
TID 300krad
SEL >60 MeVcm²/mg

PROCESSOR	LEON4 4x	PCI
SPEED	250MHz	ETH
PROCESSING	900MIPS	SpW 8x
Cache L1		CAN 2x
Cache L2		1553
SDRAM/PROM I/F		SPI
		GPIO
		TMR




Components for Satellite Data-Handling - Microcontroller



80C32

800nm RT CMOS
TID 30krad
SEL 80 MeVcm²/mg

PROCESSOR	8 bit	UART
SPEED	30MHz	RAM I/F
RAM	256byte	TMR
OSC		



DPC


DARE 180nm CMOS
TID 100krad
SEL 60 MeVcm²/mg

PROCESSOR	16 bit	ADC 12b 1MSps 4x
SPEED	40MHz	DAC 12b 3MSps 3x
RAM	42kbyte	PWM 6x
PROM I/F		1553
		CAN 2x
		UART 3x


MESA

DARE 180nm CMOS
TID 100krad
SEL 60 MeVcm²/mg

PROCESSOR	32bit LEON2	PWM
INSTR SET	16/32 bit	TMR
SPEED	50MHz	GPIO
RAM		RAM I/F
ADC 10b 100kSps	1553	
DAC 10b 100kSps	CAN	
OSC	SpW	
	SPI 2x	
	I2C	
	ADC/ I/F	
	DAC I/F	



Components for Satellite Data-Handling - DSP



TSC21020

600nm RTP CMOS
TID 100krad
SEL 80 MeVcm²/mg

PROCESSOR 32/40 bit VLIW
SPEED 20MHz
PROCESSING 40MOps

1024pt FFT 975us
MAC (float)) 50ns

SSDP


DARE 180nm CMOS
TID 1000krad
SEL 60 MeVcm²/mg

PROCEESOR1 LEON2
SPEED 100MHz

PROCEESOR2 VLIW
SPEED 100MHz
PROCESSING 1000MOps
1024pt FFT 24us
MAC (32bit) 2.5ns


PROM I/F
RAM I/F
ADC 12b 1MSps
ADC 10b 100MSps

CAN 2x
SpW 4x
SPI 2x
PWM
GPIO
UART
ADC/DAC-IF



FPGAs: better performance and functional capacity thanks to DSM technology

Note: RTG4, ATFS450 and BRAVE dates are for Engineering Samples






BRAVE: the new European reprogrammable space FPGA



NG-FPGA-MEDIUM Characteristics

- Power supply
 - Core: 1,2V ±10%
 - IOS: 1.5V ±10% or 1.8V ±10% or 2.5V ±10% or 3.3V ±10%
- Performance
 - 250MHz Logic
 - 333MHz DSP
 - 800Mbps I/O
- Temperature
 - -55°C to +125°C
- ESD
 - HBM > 2000V for all IOB, Control IO and power supplies


Device	NG-MEDIUM
Capacity	
Equivalent System Gates	4 400 000
ASIC Gates	550 000
Modules	
Register	32 256
LUT-4	34 272
Carry	8 064
Embedded RAM	
Core RAM Blocks (48K-bits)	56
Core RAM Bits (K = 1024)	2688 K
Core Register File (64 x 16-bits)	168
Core Register File Bits	168 K
Embedded DSP	112
Clocks	32
Embedded Serial Link	
SpaceWire 400Mbps	1
I/Os	
I/O Banks	13
User I/Os	
LGA-625	390
MQFP-352	208
I/O PHY	
DDR	16
SpaceWire	16



NG-MEDIUM in 2016
NG-LARGE in 2017
NG-ULTRA in 2018

For more information contact
Edouard Lepape:
elepape@nanoxplore.com

Spacecraft Sub-Systems: where are the microchips?



PLATFORM
Structures
Power
Thermal Control
Attitude Control
Guidance
Command and Data Handling
Propulsion
Harness

PAYLOAD Instruments


Life Support

Launcher


Ground Segment

European Space Agency

Deconstructing a Spacecraft to Component Level: Sentinel-2





Deconstructing a Spacecraft to Component Level: Sentinel-2


SENTINEL 2 : ASICs and FPGAs used

Sentinel 2 - IC Overview



- Sentinel 2 uses 266 complex ICs (excluding imagers and sensors) out of which around 85% of them are used in the platform and only a 15% in the payload


How many complex microchips in our satellites?



Trends and patterns of ASIC and FPGA use in European space missions; ESA/TU Delft, April 2013;
https://amstel.estec.esa.int/tecedm/website/stag_ygt/Boada.pdf

European Space Agency

How much money is spent in microchips per satellite?



Number of ASICs and FPGAs procured per satellite

TOTALs (10yrs, 10 missions)	875	805	1680
Average per mission (10yrs, 10 missions)	87.5	80.5	168

Prices per device (rough estimates)

Lowest price per device	5K€	15K€
Highest price per device	40K€	80K€
Averaged price per device	22K€	47K€

Average rough estimate expenditure per mission on complex microchips

(10yrs, 10 missions) (NRE costs, design and technology predevelopments NOT INCLUDED; just the price per device!)

2M€	3,8M€	5,8M€
-----	-------	-------




Trends and patterns of ASIC and FPGA use in European space missions; ESA/TU Delft, April 2013;
https://amstel.estec.esa.int/tecedm/website/stag_ygt/Boada.pdf

European Space Agency

How are deep sub-micron space microchips created?



- ✓ **silicon wafer foundries** using reliable (few defects, long life time, working in space extreme T) “**Deep-submicron**” manufacturing processes **STMicroelectronics, UMC(Taiwan), Xfab(Malaysia)**, etc.
- ✓ **Radiation hard** basic IC building blocks => “**Rad-hard ASIC libraries**” and “**IP cores**”, **ST-C65SPACE, Microchip Atmel-ATMX150RHA, IMEC-DARE**, etc.
- ✓ Space qualified chip **package technology** **E2V, HCM**
- ✓ **Space quality control** of the whole supply chain **ST, Microchip Atmel, IMEC, Cobham...**



Manufacturing microchips... in 1.5 minutes!



UNCLASSIFIED - For Official Use

NanoInnovation 2016

Rad-hard nanotechnology for space SoCs



Credits: INTEL

European Space Agency

1. Designer mistake

- Some nominal or corner cases never simulated, etc.

2. Manufacturing problem or error

- Silicon wafer defects
- badly calibrated machine
- operator error
- poor, insufficient error screening, etc.

3. System environment


- out-of-spec use (wrong bias, pin load, clock...)
- signal integrity problems at PCB, etc.

4. Aging effects – technology wear-out


- Electro migration
- Channel hot carriers
- Negative bias temperature instability (NBTI), etc, etc.

5. Space environment effects


- Vibration, mechanical shock (bonding, solder points failures)
- Extreme temperatures
- Contamination effects
- Radiation effects



Space radiation environment



Radiation Effects in semiconductor devices

Radiation propagating EFFECTS






effects in semiconductor elements

effects in basic analogue and digital cells

failing devices, components

failing units, sub-systems



failing onboard experiments, spacecrafts!!



Why radiation effects in ASICs and FPGAs are a concern?



unprotected




- temporary or permanent IC malfunctions
- risk of mission failures or loss
- on-board IC replacement or repair not an option

Repairs in Space




- Normally not possible
- Extremely costly
- Example for successful repair and maintenance in Space:
Hubble Space Telescope




How to classify them?

WHO implements them?



- system HW and SW designer
- IC designer (IC Design Kit user)
- IC design (CAD) tools developer
- IC library / Design Kit / layout designer
- Foundry process & manufacturing engineer



TMR, EDAC,
parity, time
redundancy




scrubbing, TMR, current
limiters




At which LEVEL are they applied?

- system (PCB, software, case)
- IC architecture (netlist)
- logic cell, layout level (libraries, reset/clock lines)
- foundry process (wafer substrates, conductive, dielectric and isolating materials and sizes)





SOI, epi,
thin OX,
wells, STI,
guardbands



What are the **COSTS / DRAWBACKS** of rad effects protections?

- More Silicon area, less integration
- Lower speed
- Higher power consumption
- Higher design complexity, longer development times
- Export constraints dependencies
- Higher technology prices (“special technology” + “low volume” = expensive components, additional tests and tools) !!



Rad protection can sometimes have a high price, but the cost of loosing on-board experiments or the entire satellite is much higher !!

ECSS-Q-HB-60-02 is publically available!



ECSS-Q-HB-60-02


Techniques for radiation effects mitigation in ASICs and FPGAs handbook

was published on September 1st 2016, after 6 years of work and contributions from over 30 experts worldwide

==> go here: <http://www.ecss.nl/>
to find and download Handbook!

classification of mitigation techniques, abstraction levels

Outside
integrated circuit



Techniques for radiation effects mitigation in ASICs and FPGAs handbook



CHAPTER #	CHAPTER TITLE	PAGE
1	Scope	16
2	References	17
4	Radiation environment and integrated circuits	25
5	Choosing a device hardening strategy	31
6	Technology selection and process level mitigation	35
7	Layout	49
8	Analogue circuits	59
9	Embedded memories	86
10	Radiation-hardened ASIC libraries	102
11	Digital circuits	107
12	System on a chip	124
13	Field programmable gate arrays	139
14	Software-implemented hardware fault tolerance	161
15	System architecture	175
16	Validation methods	190
Annex A (informativ e)	Vendor/institute-ready solutions that include mitigation or help to mitigate	213
Bibliography		214



Space product assurance

Techniques for radiation effects
mitigation in ASICs and FPGAs
handbook



ECSS Secretariat
ESA/ESTEC
Requirements & Standards Division
Noordwijk, The Netherlands

ECSS-Q-HB-60-02
published
September 1st 2016

ECSS-Q-HB-60-02: the first chapters






1	Scope	16
2	References	17
3	Terms, definitions and abbreviated terms	18
3.1	Terms from other documents	18
3.2	Terms specific to the present document	18
3.3	Abbreviated terms	20
4	Radiation environment and integrated circuits	25
4.1	Overview	25
4.2	Radiation environment in space	25
4.3	Radiation Effects in ICs	26
4.3.1	Overview	26
4.3.2	Cumulative effects	26
4.3.3	Single Event Effects (SEEs)	27
4.3.3.1	Overview	27
4.3.3.2	Non-destructive SEE	28
4.3.3.3	Destructive SEE	29
4.3.3.4	Summary	30
5	Choosing a device hardening strategy	31
5.1	The optimal strategy	31
5.2	How to use this handbook	32



6 Technology selection and process level mitigation



6	Technology selection and process level mitigation	35
6.1	Overview	35
6.2	Mitigation techniques	36
6.2.1	Epitaxial layers	36
6.2.2	Silicon On Insulator	37
6.2.3	Triple wells	40
6.2.4	Buried layers	42
6.2.5	Dry thermal oxidation	43
6.2.6	Implantation into oxides	45
6.3	Technology scaling and radiation effects	46






European Space Agency

7 Layout, 8 Analogue circuits





7	Layout	49
7.1	Overview	49
7.2	Mitigation techniques	50
7.2.1	Ringed or Enclosed Layout Transistor	50
7.2.2	Contacts and guard rings	52
7.2.3	Dummy transistors	55
7.2.4	Transistors Gate W/L ratio sizing	58
8	Analogue circuits	59
8.1	Overview	59
8.2	Mitigation techniques	60
8.2.1	Node Separation and Inter-digitation	60
8.2.2	Analogue redundancy (averaging)	64
8.2.3	Resistive decoupling	65
8.2.4	Filtering	68
8.2.5	Modifications in bandwidth, gain, operating speed, and current drive	69
8.2.6	Reduction of window of vulnerability	72
8.2.7	Reduction of high impedance nodes	76
8.2.8	Differential design	78
8.2.9	Dual path hardening	81





European Space Agency

9 Embedded memories

9	Embedded memories	86
9.1	Overview	86
9.2	Mitigation techniques	87
9.2.1	Hardening of individual memory cells	87
9.2.1.1	Overview	87
9.2.1.2	Resistive hardening	88
9.2.1.3	Capacitive hardening	89
9.2.1.4	IBM hardened memory cell	91
9.2.1.5	HIT hardened memory cell	92
9.2.1.6	DICE hardened memory cell	93
9.2.1.7	NASA-Whitaker hardened memory cell	95
9.2.1.8	NASA-Liu hardened memory cell	96
9.2.2	Bit-interleaving in memory arrays	98
9.2.3	Data scrubbing	100
9.3	Comparison between hardened memory cells	101






10	Radiation-hardened ASIC libraries	102
10.1	Introduction	102
10.2	IMEC Design Against Radiation Effects (DARE) library	103
10.3	CERN 0,25 µm radiation hardened library	104
10.4	BAE 0,15 µm radiation hardened library	104
10.5	Ramon Chips 0,18 µm and 0,13 µm radiation hardened libraries	104
10.6	Cobham (former Aeroflex) 600, 250, 130 and 90 nm radiation hardened libraries	105
10.7	Microchip Atmel MH1RT 0,35 µm and ATC18RHA 0,18 µm CMOS and ATMX150RHA 0,15 µm SOI CMOS radiation hardened libraries	105
10.8	ATK 0,35 µm radiation hardened cell library	106
10.9	ST Microelectronics C65SPACE 65 nm radiation hardened library	106
10.10	RedCat Devices radiation hardened libraries	106

European Space Agency

11 Digital Circuits

11 Digital circuits

11.1	Overview	107
11.2	Mitigation techniques	107
11.2.1	Spatial redundancy	108
11.2.1.1	Description of the concept	108
11.2.1.2	Duplex architectures	109
11.2.1.3	Triple Modular Redundancy architectures	110
11.2.1.3.1	General	110
11.2.1.3.2	Basic TMR	111
11.2.1.3.3	Full TMR	111
11.2.2	Temporal redundancy	115
11.2.2.1	Description of the concept	115
11.2.2.1.1	Overview	115
11.2.2.1.2	Triple Temporal Redundancy combined with spatial redundancy	115
11.2.2.1.3	Minimal level sensitive latch	116
11.2.3	Fail-safe, deadlock-free finite state machines	118
11.2.4	Selective use of logic cells, clock and reset lines hardening	122





107
108
108
109


110
110
111
111

115
115
115



115
116
118
122




12 System on a Chip



12	System on a chip	124
12.1	Overview	124
12.2	Mitigation techniques	125
12.2.1	Error Correcting Codes	125
12.2.1.1	Introduction to multiple options	125
12.2.1.1.1	General	125
12.2.1.1.3	Cyclic Redundancy Check	127
12.2.1.1.4	BCH codes	128
12.2.1.1.5	Hamming codes	128
12.2.1.1.6	SEC-DED codes	129
12.2.1.1.7	Reed-Solomon codes	129
12.2.1.1.8	Arithmetic codes	130
12.2.1.1.9	Low Density Parity Codes	130
12.2.2	Mitigation for Memory Blocks	131
12.2.3	Filtering SET pulses in data paths	132
12.2.4	Watchdog timers	135
12.2.5	TMR in mixed-signal circuits	136






7 bits of data	Number of "1"	8-bits including parity bit	
		even	odd
000 0000	0	<u>0</u> 000 0000	<u>1</u> 000 0000
101 0001	3	<u>1</u> 101 0001	<u>0</u> 101 0001
110 1001	4	<u>0</u> 110 1001	<u>1</u> 110 1001
111 1111	7	<u>1</u> 111 1111	<u>0</u> 111 1111



European Space Agency

13 Field Programmable Gate Arrays



European Space Agency

13	Field programmable gate arrays	139
13.1	Overview	139
13.2	Mitigation techniques	141
13.2.1	Local Triple Modular Redundancy	141
13.2.2	Global Triple Modular Redundancy	143
13.2.3	Large grain Triple Modular Redundancy	145
13.2.4	Embedded user memory Triple Modular Redundancy	147
13.2.5	Additional voters in TMR data-paths to minimise DCE	149
13.2.6	Reliability-oriented place and Route Algorithm (RoRA)	152
13.2.7	Embedded processor protection	154
13.2.8	Partial reconfiguration or Scrubbing of configuration memory	156
13.2.8.1	Description of the concept	156
13.2.8.1.1	Overview	156
13.2.8.1.2	Full scrubbing	157
13.2.8.1.3	Partial scrubbing	157
13.2.8.1.4	Partial reconfiguration	158

14 Software-implemented hardware fault tolerance



14

Software-implemented hardware fault tolerance

161

14.1

Overview

161

14.2

Mitigation techniques

162

14.2.1

Redundancy at instruction level

162

14.2.2




Redundancy at task level

168

14.2.3

Redundancy at application level: using a hypervisor




172





European Space Agency

15 System architecture (off-chip)

15	System architecture	175
15.1	Overview	175
15.2	Mitigation techniques	176
15.2.1	Shielding	176
15.2.2	Watchdog timers	180
15.2.3	Power cycling and reset	181
15.2.4	Latching current limiters	181
15.2.5	Spatial Redundancy	182
15.2.5.1	Overview	182
15.2.5.2	Duplex architectures	182
15.2.5.2.1	Description of the concept	182
15.2.5.2.2	Lockstep	183
15.2.5.2.3	Double duplex	184
15.2.5.2.4	Double Duplex Tolerant to Transients	184
15.2.5.3	Triple Modular Redundant system	186
15.2.6	Error Correcting Codes	188
15.2.7	Off-chip SET filters	189



Power cycling



Al Shielding

16 Validation methods (1/2)

Fault Injection Testing


16	Validation methods	190
16.1	Introduction	190
16.2	Fault injection	190
16.2.1	Fault injection at transistor level	191
16.2.1.1	Overview	191
16.2.1.2	Physical level 2D/3D device simulation	191
16.2.1.3	Transient fault injection simulations at electrical level	192
16.2.2	Fault injection at gate level	192
16.2.3	Fault injection at device level	193
16.2.3.1	Overview	193
16.2.3.2	Fault injection in processors	193
16.2.3.3	Fault injection in FPGAs	195
16.2.3.4	Analytical methods for predicting effects of soft errors on SRAM-based FPGAs	197
16.2.4	Fault injection at system level	197
16.3	Real-life radiation tests	198
16.3.1	Overview	198
16.3.2	Tests on-board scientific satellites	198
16.3.3	On-board stratospheric balloons	198
16.3.4	Ground level tests	198



16 Validation methods (2/2)




16	Validation methods	190
16.4	Ground accelerated radiation tests	199
16.4.1	Overview	199
16.4.2	Standards and specifications	199
16.4.3	SEE test methodology	200
16.4.4	TID test methodology	202
16.4.5	TID and SEE test facilities	204
16.4.5.1	Overview	204
16.4.5.2	Total ionizing dose	205
16.4.5.3	Single event effects	206
16.4.6	Complementary SEE test strategies	209
16.4.6.1	Overview	209
16.4.6.2	Laser beams SEE tests	209
16.4.6.3	Ion-Microbeam SEE tests	211
16.4.6.4	Californium-252 and Americium-241 SEE tests	212



◆ **Radiation Facilities in use by ESA** <https://escies.org/ReadArticle?docId=230>

- ▲ Co-60 at ESA/ESTEC, Netherlands (total dose)
- ▲ Californium-252 at ESA/ESTEC, Netherlands
- ▲ Paul Scherrer Institut (PSI), Switzerland: proton irradiation
- ▲ Louvain la Neuve (UCL), Belgium: heavy ions and protons
- ▲ Jyväskylä University, Finland: heavy ions and protons



ECSS-Q-HB-60-02 is publically available!



ECSS-Q-HB-60-02

Techniques for radiation effects mitigation in ASICs and FPGAs handbook


This new ECSS handbook is since September 8th 2016 available from the www.ecss.nl website, at
http://ecss.nl/forums/ecss/_templates/default.htm?target=http://ecss.nl/forums/ecss/dispatch.cgi/publications/docProfile/100219/d20160905090457/No/t100219.htm

Two additional documents available for download at the ESA Microelectronics website :

http://www.esa.int/Our_Activities/Space_Engineering_Technology/Microelectronics/Microelectronics_Development_Methodology


- 1. ECSS-Q-HB-60-02A Annex** (informative) Vendor- or institute-ready ASIC and FPGA technology solutions that include mitigation against radiation effects or that can help to introduce mitigation and/or to validate it
- 2. ECSS-Q-HB-60-02A Acknowledgements**

ESA Microelectronic Section Activities





To support future microelectronics programmes, the section undertakes internal research and development

Digital IP Cores




SoC Architecture Simulation, Verification, Validation



ESA IP-Core Service Statistics



Number of Requests per IP-Core since 2002




[http://www.esa.int/Our Activities/Space Engineering Technology/Microelectronics/About ESA IP Cores](http://www.esa.int/Our_Activities/Space_Engineering_Technology/Microelectronics/About_ESA_IP_Cores)


ESA Microelectronic Section Activities




3D TCAD SET/SEU Simulations in 65nm and 180nm CMOS



SET Test Vehicle Development and Radiation Testing





AMS IP Core Development



Radiation Mitigation Techniques




SEU Mitigation Validation



Space Multi Project Wafer (MPW) programme



One example of ESA activity on space SoCs

2003-2012



Space Multi Project Wafer (MPW) programme



- **GOALS**





- 2003: new space digital ASIC technology Atmel(F) **ATC18RHA** (180nm CMOS)
- facilitate access, encourage use
- **Lower chip prices:** grouping customers/designs to share silicon wafer manufacturing costs

Space Multi Project Wafer (MPW) programme

CREATING an ASIC




Specs -> **Design** -> **Masks** -> **Wafers** -> **Dicing** -> **Packaging** -> **Tests**



Space Multi Project Wafer (MPW) programme

Design & manufacturing of 6 mask-sets, and 6 “lots” of 25 wafers each




Specs → Design → **Masks** → **Wafers** → Dicing → Packaging → Tests




Space Multi Project Wafer (MPW) programme




Company A → ASIC Design A




Company B → ASIC Designs B1 & B2



Company C → ASIC Design C



Space Multi Project Wafer (MPW) programme




RETICULE


Space Multi Project Wafer (MPW) programme



Company A → ASIC Design A





Company B → ASIC Designs B1 & B2



Company C → ASIC Design C

Space Multi Project Wafer programme

RETICULE



Space Multi Project Wafer (MPW) programme



Company A → ASIC Design A

Space Multi Project Wafer programme





Company B → ASIC Designs B1 & B2



Company C → ASIC Design C

RETICULE




Space Multi Project Wafer (MPW) programme

ESA UNCLASSIFIED - For Official Use

NanoInnovation 2016

Rad-hard nanotechnology for space SoCs




QDMX



Designed by: Alcatel SAS (F)

Function: Telecom payload mux demux

E0 run: 2004 “Validation Run”




wafer “reticule”
(replicated 25 times
inside every wafer)



NPM-A


Designed by: Astrium (UK)

Function: Telecom payload



V34

Designed by: Atmel(F)
Function: Test Vehicle



V35


Designed by: Atmel(F)
Function: Test Vehicles

SpW-RTC (SpaceWire Remote Terminal Controller)



Designed by: Saab (S) + Gaisler Research (S)

Function: SpaceWire+CAN+LEON2

Flying in : **BepiColombo, Solar Orbiter**



wafer "reticule"
(replicated 40 times
inside every wafer)




COLE

Designed by: Saab (S)

Function: LEON2 + I/O coprocessor + CAN + SpW

Flying in: **SmallGEO, MTG**




V40

Designed by: Atmel(F)

Function: Test Vehicle

E2 run: 2008




MDPA

(Multi-DSP/Microprocessor Architecture)

Designed by: EADS Astrium (D)

Function: Digital Transparent Processor payload control

Flying in: **Alphasat**




APSS

Designed by:


Function:

Jena Optronik(D)

Star Tracker control




wafer "reticule"
(replicated 35 times
inside every wafer)



V47

Designed by: Atmel(F)

Function: Test Vehicle



V40

Designed by: Atmel(F)

Function: Test Vehicle


SCOC3

(Spacecraft Controller on Chip)

Designed by: EADS Astrium (F)

Function: payload or platform computer with telemetry and telecommand

Flying in: **SPOT6, Ingenio, Astroterra, Sentinel5p, ...**




LEON3FT based Microprocessor – SCOC3




- Spacecraft Controller On-a Chip

<http://www.scoc3.com>

- LEON3FT @ 80 MHz, GRFPU
- CCSDS TM/TC interface with X-strapping interface
- SpaceWire, 1553, CAN, UART
- Dual AMBA-AHB bus architecture
- Dual PROM/SRAM/SDRAM interface
- Basic SW development (BSP/drivers)
SW tools (simulator, IDE) available
- standard component, commercialised by Astrium F
- FPGA-based Evaluation board (STARKIT)
developed under CNES contract
- First missions: SEOSAT, ASTROTERRA (SPOT 6/7)
CSO (3 French military satellites), KRS (Kazakhstan)
- Atmel 180 nm (1.8 Mgates + 2.2 Mbit memory)
- Package: LGA472 with 6-sigma columns (currently
assembled in the US, to be transferred to Europe)



LEON3FT based Microprocessor – SCOC3



E3 run: 2010




SOLARES

Designed by: Thales Alenia Space (E)
Function: Digital Video Broadcast - S2 packet switching
Flying in: **SmallGEO**




CORCONTE

Designed by: Thales Alenia Space (E)
Function: Digital Video Broadcast-S2 encoder modulator
Flying in: **SmallGEO**




wafer "reticule"
(replicated 42 times
inside every wafer)



FFTC

 (Fast Fourier Transfer Coprocessor)

Designed by: EADS Astrium (D) + Eonic (NL)
Function: Fast Fourier Transfer Coprocessor
Flying in: **Metop Second Generation**



V40




Designed by: Atmel(F)
Function: Test Vehicle

E4 run: 2011




AGGA4 (Advanced GPS Galileo ASIC)

Designed by: Astrium (D)
Function: GPS Galileo GLONASS processor
Flying in: **MetOp-SG, Earth Explorer**




V40

Designed by: Atmel(F)
Function: Test Vehicle



APSSS

Designed by: Jena Optronik (A)
Function: Star Tracker control
Flying in: **Alphasat,**
Sentinel-2,
Earthcare,
SmallGEO,
EDRS




STAPLETON


Designed by: SEA (UK) + Garfield (UK)
Function: MEMS gyroscope control
Flying in: **MTG (TBC),**
Sentinel-3

CWICOM (CCSDS Wavelet Image Compression)

Designed by: Astrium (F)
Function: CCSDS Wavelet Image Compression
Flying in: **Sentinel-2b** (TBC)




wafer "reticule"
(replicated 35 times
inside every wafer)



V47

Designed by: Atmel(F)
Function: Test Vehicles



V40

Designed by: Atmel(F)
Function: Test Vehicle
Rad-hard nanotechnology for space SoCs

Space Multi Project Wafer (MPW) programme

Space Multi Project Wafer programme: **accomplishments**

- **9** years
- **6** manufacturing runs (more outside this contract)
- **150** silicon wafers
- **14** different ASIC designs
- **11** companies
- **> 17** satellites use/will use these ASICs

- TRP
- 2.3M€
- Atmel(F)



Europractice + CMP

Foundries used for space mixed-signal ASICs

TI (NS)

XFab

IHP

ON

Infineon **Telefunken**

AMS

STM

Corea

Magna Chip

Taiwan


UMC
TSMC

Israel


Tower
83

Space ASIC Technology Observatory (Jan 13th 2016)

DIGITAL




European Deep Sub-Micron (DSM) processes & libraries for space microchips




European DSM processes & libraries for space

ASICS


(digital, mixed-signal, many embed microprocessor , DSP cores...)




European DSM processes & libraries for space Microprocessors



European DSM processes & libraries for space FPGAs




European DSM processes & libraries for space microchips: 65nm and below



State of the art , most recent European deep submicron microchips




2015



"VT65"

Telecom payload processor
200 mm²
1752 pins
TAS/ST/Atmel/E2V/CNES


2015



"NGMP/GR740"

General Purpose Microprocessor
70 mm²
625 pins
Cobham Gaisler/ST/E2V/ESA

2016




"BRAVE FPGA"

General Purpose Reprogrammable
70 mm²
625 pins
NanoXplore/ST/E2V/ESA

All manufactured with 65nm rad-hard microchip technology provided by STMicroelectronics & partners

Space Deep Submicron achievements, next steps



Space Microelectronics Roadmaps Challenges

- **DSM 65nm** ASIC offer (+ high-end packaging). Conclude the space qualification, and make the Design Kit accessible
- **Next Generation (and European!)** generic purpose ICs: GR740 Microprocessor, NG-DSP, Microcontroller, reprogrammable FPGA family (BRAVE-MEDIUM, LARGE, ULTRA)
- **Consolidate mixed-signal** ASIC offer (end-to-end quality, costs, HV, NVM, HT, HF...), including 65nm node
- **Fragmentation of ASIC supply chain:** more difficult & expensive to guaranty space quality (vs. one-stop-shop vendor)
- **Analogue IP Cores**, re-use, IPR and support solutions
- All of the above: **space qualified & sustainable**

THANKS for your attention!

QUESTIONS ?

More information in
EUROPEAN SPACE TECHNOLOGY HARMONISATION TECHNICAL DOSSIER
MICROELECTRONICS:
ASIC and FPGA

Currently following the harmonisation exercise, to be released Q1 2017

<http://www.esa.int/TEC/Microelectronics/>